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ABSTRACT: As silicon detectors in high energy physics experiments require increasingly complex
assembly procedures, the availability of a wide variety of interconnect technologies provides more
options for overcoming obstacles in generic R&D. Gold ball bonding has been a staple in the
interconnect industry due to its ease of use and reliability. However, due to some limitations in
the standard technique, alternate methods of gold-stud bonding are being developed. This paper
presents recent progress and challenges faced in the development of double gold-stud bonding and
0.5 mil wire gold-stud bonding at the UC Davis Facility for Interconnect Technology. Advantages
and limitations of each technique are analyzed to provide insight into potential applications for
each method. Optimization of procedures and parameters is also presented.
KEYWORDS: Detector design and construction technologies and materials; Hybrid detectors;
VLSI circuits; Electronic detector readout concepts (solid-state).
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1. Introduction
We have earlier reported [1] on our development of gold-stud bump bonding, for applications in
high energy physics experiments, at the UC Davis Facility for Interconnect Technology [2]. This
technique eliminates the need for photolithography on a single die (individual prototype IC chips),
which is typically required in order to provide suitable under-bump metallization. The gold-studs
break through the oxide layer on the die pads, most commonly made of aluminum, and make
good ohmic connections. The studs may be mated to opposing aluminum pads using thermo-sonic
bonding or thermo-compression. We utilize the latter. However, thermo-compression still requires
that the pads on the mating part have a top layer of gold in order to achieve a good attachment.
The preparation of this gold surface, either via electro-less processes or sputtering, still requires
photolithography steps. In this paper we report on a “double gold-stud” process, which entirely
removes any photolithography steps from the bump bonding process. Another development that
we have pursued is aimed at reducing the gold-stud size, which would enable us to employ this
technique on parts with a smaller pad pitch. We present studies of gold-stud compression and a
demonstration of bump bonding performed using smaller diameter gold wire.
2. Gold-stud Bump Bonding
Gold-studs are formed using a Westbond ball bonder [3], which is equipped with a ceramic capil-
lary. Under normal operations, a 1 mil (25.4 µm) gold wire is threaded through the capillary. A
high voltage arc, applied to the tip of the wire by a pneumatic arm, melts the gold and forms a
small ball at the tip. The capillary, now carrying the gold ball at its tip, is brought to the surface
of the device being studded, and after reaching a threshold of pressure, uses ultrasonic energy to
create friction between the ball and the substrate to form a metallic bond. The capillary is then
retracted, breaking off the wire and leaving the stud on the pad, as shown in Figure 1 (left). Once
the studs are in place, they can be flip-chip bonded to mating gold pads on a second chip. We
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Figure 1. An SEM image of a gold stud bump before (left) and after (right) coining. Coining is performed by
compressing the studs under a flat piece of silicon using 140 g/stud. The result is a flattened bump, allowing
for easier alignment with bumps on the mating chip.
accomplish this on our “Finetech Pico ma” aligner-bonder [4], using thermo-compression with a
force of 160 g/stud at a temperature of 320 ◦C, which provides optimal results in yield and shear
strength [1]. Alternately, the gold-stud can be first flattened through a process called “coining”, a
technique that involves compressing the studs over a flat piece of silicon with roughly 140 g/stud,
at room temperature. A typical coined stud is shown in Figure 1 (right).
The uncompressed gold-studs contain two features: a highly regular circular “head” atop an
irregular semi-elliptical “collar”. The head is consistently 72±1 µm in diameter, reflecting the
capillary bore, while the collar is 104±6 µm in diameter. During bonding (160 g/stud, 320 ◦C)
the head is compressed into the collar to form a plateau 143±12 µm in diameter. Comparison
for a typical case is shown in Figure 2. The error on the alignment of the stud and pad centers is
16±7 µm. Combining the errors, we determine the stay-clear for one gold bond to be 164±21 µm,
which sets the minimum pitch size for this technique (using 1 mil wire).
Gold-stud bonding is a well understood interconnect technology and can be used to assemble
a wide range of prototypes with reliably low resistance interconnects, making it an invaluable tool
for detector development and integrated circuit research. Because ball bonding does not require
photolithography or a specific metal stack, a trained user can prepare a sample for bonding in a
relatively short amount of time. The typical resistance of a gold-stud bond is less than 1 mΩ.
However, we consider a bond to be acceptable for our applications if it has a resistance < 0.5 Ω.
There are a few drawbacks to using gold-studs as an interconnect technique. The typical
pressure and temperature required for thermo-compression can be hazardous to sensitive circuitry.
Also, devices that require a very high numbers of gold-studs will consequently require a very
high pressure to bond, which can exceed the capability of the aligner bonder. Similarly, the high
temperature required can weaken bonds of other interconnects, such as solder bumps, if they were
in place before the gold bond. Lastly, gold balls formed from the usual 1 mil wire expand out
to around 140 µm during thermo-compression, implying that shorting is a potential problem for
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Figure 2. A comparison of a gold-stud before (left) and after (right) thermo-compression. The left image
shows the formation of a “head” and “collar” with different dimensions. The right image shows the merging
of the head and collar.
devices with small gaps between pads.
The UC Davis Facility for Interconnect Technologies (UCD-FIT) has been developing meth-
ods for removing the negative aspects of gold-studs, in order to make them a viable option for
a wide variety of prototyping needs. This paper explores double gold-stud bonding as a method
of reducing the bonding stresses, and 0.5 mil gold wire studs as a technique for bonding smaller
devices.
3. Development of Double Gold-stud Bonding
Double gold-stud bonding has been developed in much in the same way as single gold-stud bond-
ing, with the primary difference being that gold-studs are placed on both the die and the substrate
rather than on just one device. Stud-to-stud thermo-compression completes the bond. If the contact
during the bonding were to be made between two semi spherical gold-studs, there would likely be
slippage or inadequate contact due to minor misalignment. To work around this, the studs on one
or both devices can be coined. This creates a better surface for contact, which greatly improves
bond yield. Once this step is completed, the devices to be bonded are aligned and bonded through
thermo-compression. Figure 3 shows a pair of chips just prior to attachment — in this instance the
studs on the bottom chip are coined, while the upper studs have visible tails from the gold wire.
In order to test the viability of double studding as an interconnect technique, the parameter
space of temperatures and pressures for bonding was explored. To test the resistance of the double
stud bonds, dummy chips with an array of 20 pads, each with traces allowing a four-point (Kelvin)
measurement of the bond resistance were used. Because gold studs are formed with a manual gold
ball bonder, twenty pads provide sufficient statistics for our investigations without demanding a
superfluous amount of time on the machine. Both chips had gold-studs placed on the bond pads,
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Figure 3. An example of double gold-stud bonding. The top chip has gold studs that have pointed ends,
while the bottom chip has studs that have been coined into flat tablet shapes. This process requires lower
pressure and temperature than single gold stud bonding. Also, it works directly with aluminum pads with no
need for under-bump metallization.
and both sides were coined at 140 g/stud. Once the samples were properly prepared, we bonded
pairs of chips under varying conditions using the Finetech flip-chip bonder.
Starting with our preferred bonding parameters for single gold-stud bonding (320 ◦C and
160 g/stud), the first set of bonds was carried out with a constant temperature of 320 ◦C and at
various pressures decreasing at 10 g/stud intervals from 160 g/stud until the bond yield was no
longer 100%. After these tests were completed, the next set of bonds was carried out under a con-
stant pressure of 160 g/stud, and with each successive bond 10 ◦C lower in temperature until the
bond yield dropped below 100%. The final set of bonds was carried out with both the temperature
and pressure being lowered in increments of 20 ◦C and 10 g/stud, respectively. Once the bonds
were completed, those with 100% yield were tested for shear strength using a force meter pulling
the chips apart until the bond was broken. We define 100% yield as an assembly in which none of
the bonds has a resistance > 0.5 Ω.
The results from this exercise are displayed in Figure 4. Boxes filled in with color represent
trials with 100% yield. For the tests with constant temperature of 320 ◦C and variable pressures,
it was found that bonds made with greater than 70 g/stud had 100% yield. When the pressure
was kept constant at 160 g/stud and the temperature was varied, it was shown that bonds above
130 ◦C were 100% successful. The tests with a combination of variable pressures and temperatures
showed that bonds at 160 ◦C and 80 g/stud had 100% yield.
The pulling tests revealed that most bonds had shear strengths of roughly 15 g/stud, though the
bonds with a combination of low temperature and pressure had shear strengths closer to 25 g/stud.
This unexpected behavior may be explained by another factor. In most cases the values are lower
– 4 –
Bonding Force (g/ball)
20 40 60 80 100 120 140 160
C)
°
B
o
n
di
n
g 
Te
m
pe
ra
tu
re
 
(
120
140
160
180
200
220
240
260
280
300
320
Sh
ea
r S
tre
ng
th
 (g
/ba
ll)
0
5
10
15
20
25
Double Gold Stud Shear Strength and Yield
Sh
ea
r S
tre
ng
th
 (g
/ba
ll)
Figure 4. A graphical representation of the results from the Bonding Parameter Exploration tests of double
gold studs. The plot shows the amount of force and heat used during each bond, with the colored squares
corresponding to bonds with a yield of 100%, and the clear squares with black outlines being bonds with
less than 100% yield. The color of the squares corresponds to the amount of force required to shear the bond
formed under those parameters. The blank spots at 100-110 g/stud at 320 ◦C are bonds that fell apart before
the shear test.
limits on the stud-to-stud interface’s actual shear strength, as most breaks occurred at the stud to
chip connection rather than the stud-to-stud contact. This is illustrated in Figure 5. In many cases
during the shear test the studs pulled off parts of the underlying pads and even chunks of silicon
from the chip, indicating that double stud connections are quite strong. Hence, we conjecture that
as the temperature of the bonding process increased, the strength of the pad to oxide substrate
connection was somehow weakened.
4. R&D Towards Smaller Gold-studs
Development for this project began during our work with the PSEC waveform sampling ASIC for
the Large Area Picosecond Photo-Detector (LAPPD) collaboration [5, 6]. The periphery of the
PSEC chip contains 118 square pads, each 62 µm on a side, with a pitch of 130 µm. As shown in
Figure 6, gold-studs formed using 1 mil wire are too large and would cause shorts during thermo-
compression. In response to this problem we began using 0.5 mil (12.7 µm) gold wire to form
smaller gold studs.
The procedure with 0.5 mil wire uses the same Westbond Ball bonder as the 1 mil wire, al-
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Figure 5. Images showing 2 dummy chips after being sheared apart. The left image shows a gold stud that
has pulled of a piece of the pad and trace from its complementary chip. The right image shows a dummy
chip that has had chunks of silicon torn off out of the chip at the bonding locations.
Figure 6. Image showing gold studs from a 1 mil wire placed on the corner of a PSEC chip. The size of the
studs overhangs the edges of the pads, which puts them at risk of shorting.
beit with a smaller capillary. The thinner wire also necessitates different settings for the ultrasonic
power and studding force. We have determined that using an ultrasonic energy of 400 for 45 ms
yields a greater fraction of properly formed studs, and with greater adhesion strength to the sub-
strate. Using these settings, we have been able to achieve stud collar sizes of 87±4 µm, significantly
smaller than 104±6 µm from the 1 mil wire. Figure 7 has an example of such smaller gold-studs,
showing a scanning electron microscope (SEM) picture of the gold studs. We have also performed
a successful thermo-compression bond of a prototype PSEC using the pressure and temperature
typically used for 1 mil wire studs. This assembly is being tested by the LAPPD collaboration.
– 6 –
Figure 7. SEM image showing a close-up on 0.5 mil wire studs placed on the pads of a PSEC chip. The
smaller diameter keeps the edges of the gold-studs within the pad boundaries, eliminating the risk of shorting.
Despite achieving smaller gold-studs, we are aware of difficulties with the 0.5 mil wire that
must be addressed. In particular, the gold wire is much more difficult to handle compared to its
thicker counterpart. The wire is prone to bending and kinking while threading through the capillary,
which results in far more time being spent preparing the bonder. Faults in the machine are also
more likely to occur. The specific sonication properties need to be more thoroughly quantified
because higher studding forces flatten the gold studs into larger diameters. Therefore, further work
is required to find the lowest amount of force that still forms a strong stud-to-pad connection.
5. Conclusions
We have developed a double gold-stud process, which should find application in situations where
preparation of pad surfaces is not easily accomplished. It provides attachments with 100% yield
over a wide range of temperature-pressure parameter space. The lowest observed values were
determined to be 160 ◦C and 80 g/stud. The strength of stud-to-stud attachment is at least 15 g/stud,
and most likely as high as 25 g/stud. We have made progress in the use of 0.5 mil gold wire in
order to form studs with a smaller diameter, to be used in applications with a finer pitch.
Acknowledgments
This work is supported by a grant from the US Department of Energy, Office of High Energy
Physics, under section ADR KA150301.
– 7 –
References
[1] M. Tripathi et al., Gold-stud Bump Bonding for HEP Applications, 2010 JINST 5 C08005.
[2] UC Davis Facility for Interconnect Technology, http://fit.physics.ucdavis.edu/
[3] Westbond, http://www.westbond.com/machines.htm
[4] Finetech USA, http://www.finetechusa.com/
[5] R. J. Abrams, Fast Time-of-Flight System for Muon Cooling Experiment, Acta Phys. Polon. Supp.
79-82 (2011).
[6] M. Wetstein, Development of sub-nanosecond, high grain structures for time-of-flight ring imaging in
large area detectors, Nuclear Instruments and Methods in Physics Research A 639 (2011) 148-150.
– 8 –
